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Abstract 
This paper addresses silicon-based integration of passive components applied to 3D integration with dies of other technologies 
within one package. Particularly, the development of high-density trench capacitors has enabled the realization of small-form-
factor DC-DC converters. As illustration, an integrated inductive DC-DC converter based on flip-chipping a 65-nm CMOS active 
die on a PICS (Passive-Integration Connecting Substrate) passive die is described. The PICS die includes high-density (80 
nF/mm2) integrated MOS trench capacitors. A converter peak efficiency of 87.5% is achieved at Vin=1.2 V, Vout=0.95 V, Iout=100 
mA and 100-MHz switching frequency. The concept enables further integration with sensors, actuators and MEMS. 
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1. Introduction 
In the past decade the integration of passive components in silicon and the further 3D ‘heterogeneous’ integration 
and stacking of individual chips from different technologies (e.g. CMOS, GaAs, MEMS, sensors and actuators) 
within one package have been developed to such an extent that now the first mass-volume production has started 1. 
Today, the International Technology Roadmap for Semiconductors includes the future projections for the next-
generation Si-based Integrated Passives and System-in-Package (SiP) integration. 
Recently, NXP launched a passive-die platform made in a back-end silicon process with eight mask steps as their 
so-called PICS (Passive-Integration Connecting Substrate) technology 2. It was developed to integrate passive 
components such as high-Q inductors, resistors, accurate MIM capacitors and, in particular, high-density (~30 
nF/mm2) MOS ‘trench’ capacitors for decoupling and filtering. These were fabricated in silicon by dry-etching 
arrays of high-aspect-ratio macro pores with diameter and spacing of the order of ~ 1 µm, and up to ~30 µm depth.  
Capacitors were made by filling the pore arrays with a ~ 30 nm thick silicon oxide/nitride/oxide (‘ONO’) dielectric 
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 layer stack followed by a ~ 0.7 µm thick in-situ phosphorus-doped poly-Si top electrode.   Ultra-low loss factors 
were measured: an equivalent series inductance (ESL) < 40 pH and equivalent series resistance (ESR) < 150 mΩ, 
combined with superior dielectric breakdown voltage (30 V), low leakage (< 1 nA/mm2 @ 22 V) and long lifetime 
(10 years at 100 °C and 10 V) 3. 
The PICS passive technology is an ideal platform for novel application domains besides RF decoupling and 
filtering. In many applications, including mobile, automotive, and consumer applications, the voltage of the energy 
source, such as a Li-ion or car battery, does not match the load voltage for e.g. the sensors and actuators, etc. 
Therefore, circuits are needed that convert the available source voltage to the required load voltage. Additionally, 
high efficiency for these voltage conversions is desired as well as small volume. The drive for efficient voltage 
conversion rules out the use of linear regulators in most cases. Switched-mode voltage converters using inductors 
and/or capacitors should therefore be used instead. However, achieving a small volume by integrating the DC-DC 
converter including passives with the load is a serious challenge. For this reason we realized an integrated switched-
mode (inductive) DC-DC converter with a PICS passive part and a 65-nm CMOS active part.  
2. Passive integration 
The next generation of trench or ‘pillar’ capacitors has been qualified for ~80 nF/mm2 by using thinner (~16 nm) 
oxy-nitride dielectrics with a breakdown voltage of 15.5 V 4. These capacitors have been used in this study. The 
passive integration design illustrated in Fig. 1 is described in more detail elsewhere 4. The basic substrate topology is 
a 3D trench array (actually a pillar array) with aspect ratio of around 20, as shown in Fig. 2a. This structure is then 
filled up by the oxy-nitride layer and the doped poly-Si layer, most of the layers being deposited by LPCVD. This 
structure (see Fig. 2b for a top view) is then capped with a PVD metal electrode layer. After oxide deposition a 
second metal layer is formed from which inductors can be patterned. An 8-µm thick copper layer was used for this 
purpose in this study.  
 
  
Fig. 1. PICS-integrated passives schematic with existing design of multi-turn inductor, planar MIM and high-density ‘trench’ MOS capacitors, 
poly-Si resistors, two metal layers and bumping pad. The eight mask steps are shown on the right-hand side. 
 
  
Fig. 2. Capacitor images; (a) side view of 3D trench-array view after RIE-etching and (b) top view after filling with a MOS capacitor stack. 
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3. DC-DC converter design aspects 
The integrated inductive DC-DC converter described here is based on a dual-die approach, where the active part 
(power switches, drivers and pulse-width-modulation (PWM) control) is realized in CMOS and the passive part 
(inductor and input and output decoupling capacitors) is realized in PICS 5,6,7; see Section 2. The demo described 
here uses a 65-nm CMOS active die in line with the CMOS technology used in state-of-the-art load circuits in many 
applications, e.g. sensor read-out circuits including digital signal processing. A possible application of such a dual-
die integrated DC-DC converter is voltage scaling. In this case a digital load is divided into independent voltage 
islands, each of which is powered by an individual supply with a voltage that minimizes power consumption 8. The 
supply voltage in 65-nm CMOS is limited to 1.2 V. It is therefore assumed that the source (e.g. battery) voltage is 
first down-converted to 1.2 V centrally in the system. Local voltage down conversion from Vin=1.2 V to the voltage-
island supply voltage is then realized by the integrated DC-DC down converter. The converter output voltage Vout 
needs to be controllable in small steps between 0.7 V (minimum voltage to retain flip-flop states) and 1.2 V. 
A simple buck topology has been chosen and optimized for Vout=0.85 V and an output current Iout of 100 mA 
(assumed typical for a voltage island). For Vout>1 V a bypass switch is used to improve efficiency compared to the 
alternative of using a linear regulator for local supply generation. A maximum switching frequency fs of 100 MHz 
has been chosen as a practical limit, as higher frequencies make dealing with parasitic capacitances and inductances 
more difficult. Closed-loop control has not been implemented. Instead, a 5-bit digital duty-cycle control code is 
used. This allows for the use of the DC-DC converter in a voltage-scaling control loop, where the digital-load 
performance is controlled to the desired level and the associated supply voltage is a result thereof rather than a 
target. The schematic of the implemented DC-DC converter is shown in Fig. 3. The input signals IN0-IN4 control 
the duty cycle D between 50% and 100% and the CTRL input signal controls fs for analysis and test purposes.  
On the passive die, the input decoupling capacitor was designed to be 21 nF, the largest part being placed 
underneath the active die with the remaining part directly beside it. The output capacitor was designed to be 30 nF, 
yielding a calculated output ripple of 12.5 mVpp with the 10.1-nH inductor. The passive die (4.8 x 4.8 mm2) fits the 
smallest available HVQFN40 package (pilot-line constraint) applying double flip-chip to reduce series impedance 
even further, see Fig 4. Future passive-die size reduction can occur, see the dummy pads and empty spaces in Fig.4a. 
 
 
Fig. 3. Block diagram of the realized two-die integrated DC-DC converter. 
 
 
Fig. 4.  (a) Passive die, (b) Active die flip-chipped on passive die, (c) Sandwich double-flip-chipped on HVQFN40 lead frame, (d) HVQFN40 
package including two-die sandwich (active die area 754 x 754 µm2, passive die area 4.8 x 4.8 mm2). 
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Fig. 5. Measured efficiency [%] as a function of Iout [mA]: (a) for various Vout values at fs=100 MHz, (b) for various fs values at Vout=0.95 V, peak 
efficiency 87.5% at fs=100 MHz.  
  
Fig. 6. Measured efficiency [%] and calculated linear-regulator (LDO) efficiency (Vout/Vin) as a function of Vout [V]. 
 
4. Measurement results and conclusions 
The measured efficiency versus output current is shown in Fig. 5, where Vout was kept constant over the entire Iout 
range by manually adjusting the duty cycle. A peak efficiency of 87.5% is achieved at Vout=0.95 V, Iout=100 mA and 
fs=100 MHz. The measured efficiency of the DC-DC converter and that calculated for a linear regulator are shown 
in Fig. 6. Clearly, the efficiency for the realized integrated DC-DC converter at Iout=100 mA is higher than that 
obtained with a linear regulator over most of the output voltage range. This makes the use of an integrated DC-DC 
converter instead of a linear regulator an attractive solution for integrated power management 7.  
In conclusion, the high capacitance density of the used passive-integration technology allows for realization of an 
integrated DC-DC converter without any external components in a small footprint. The realized two-die DC-DC 
converter achieves a high peak efficiency and enables integrated power management. 
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